

Fig. 2
 PRIOR ART




Fig. 3
 PRIOR ART




Fig. 4
PRIOR ART




Fig. 5




Fig. 6

Inventor: Kaoru NARITA
U.S. Appln. No. 09/421,273




Fig. 8
PRIOR ART

Title: SEMICONDUCTOR DEVICE HAVING PROTECTION CIRCUIT
IMPLEMENTED BY BIPOLAR TRANSISTOR FOR DISCHARGING
STATIC CHARGE CURRENT AND PROCESS OF FABRICATION

Inventor: Kaoru NARITA
U.S. Appln. No. 09/421,273




Fig. 9







Fig. 10
PRIOR ART








Fig. 17A




Fig. 17B




Fig. 17C




Fig. 17D